

January 1998 Revised October 2004

74VCX162240

Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in Outputs

General Description

The VCX162240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74VCX162240 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V. The 74VCX162240 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCX162240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.4V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in outputs
- t_{PD}

3.3 ns max for 3.0V to 3.6V V_{CC}

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- \blacksquare Static Drive (I_OH/I_OL)

 ± 12 mA @ 3.0V $V_{\mbox{\footnotesize CC}}$

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: $\overline{\text{To}}$ ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions
74VCX162240MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
\overline{O}_0 – \overline{O}_{15}	Outputs

Connection Diagram



Truth Tables

Inp	uts	Outputs
OE ₁	I ₀ –I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	Χ	Z

Inp	uts	Outputs
OE ₂	I ₄ –I ₇	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	Н	L
Н	Χ	Z

Inp	outs	Outputs
OE ₃	I ₈ –I ₁₁	O ₈ -O ₁₁
L	L	Н
L	Н	L
Н	Χ	Z

	Inputs	Outputs
OE ₄	I ₁₂ –I ₁₅	0 ₁₂ -0 ₁₅
L	L	Н
L	Н	L
Н	X	Z

H = HIGH Voltage Level


Z = High Impedance

Functional Description

The 74VCX162240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are con-

trolled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

Absolute Maximum Ratings(Note 2)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to +4.6V Output Voltage (V_O) Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 3) -0.5V to V_{CC} +0.5V -50.0 mA DC Input Diode Current (I_{IK}) $V_I < 0V$ DC Output Diode Current (I_{OK}) $V_O < 0V$ -50.0 mA +50.0 mA $V_{O} > V_{CC}$ DC Output Source/Sink Current (I_{OH}/I_{OL}) $\pm 50.0~\text{mA}$ DC V_{CC} or GND Current per

Recommended Operating Conditions (Note 4)

Power Supply 1.4V to 3.6V Operating 1.2V to 3.6V Data Retention Only Input Voltage -0.3V to +3.6VOutput Voltage (V_O) Output in Active States 0V to $V_{\mbox{\footnotesize CC}}$ Output in 3-State 0.0V to 3.6V Output Current in I_{OH}/I_{OL} $V_{CC} = 3.0V \text{ to } 3.6V$ ±12.0 mA $V_{CC} = 2.3V \text{ to } 2.7V$ ±8.0 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±3.0 mA $V_{CC} = 1.4V \text{ to } 1.6V$ ±2.0 mA Free Air Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10.0 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Supply Pin (I_{CC} or GND)

Storage Temperature Range (T_{STG})

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		
			2.3 – 2.7	1.6		V
			1.65 - 2.3	$0.65 \times V_{CC}$		v
			1.4 - 1.6	$0.65 \times V_{CC}$		
V _{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	
			2.3 – 2.7		0.7	V
			1.65 - 2.3		$0.35 \times V_{CC}$	V
			1.4 - 1.6		$0.35 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 – 2.7	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

±100 mA

-65°C to +150°C

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 – 3.6		0.2	
		I _{OL} = 6 mA	2.7		0.4	
		I _{OL} = 8 mA	3.0		0.55	
		I _{OL} = 12 mA	3.0		0.80	
		I _{OL} = 100 μA	2.3 – 2.7		0.2	
		I _{OL} = 6 mA	2.3		0.4	V
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		I _{OL} = 3 mA	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		I _{OL} = 1 mA	1.4		0.35	
I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.4 - 3.6		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	1.4 - 3.6		±10.0	
		$V_I = V_{IH}$ or V_{IL}	1.4 - 3.6		±10.0	μΑ
l _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10.0	μА
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	^
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μА
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units	Figure
Symbol	Farameter	Conditions	(V)	Min	Max	Oilles	Number
t _{PHL} ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3± 0.3	0.8	3.3		Ī
t _{PLH}			2.5 ± 0.2	1.0	3.8		Figures 1,
			1.8 ± 0.15	1.5	7.6	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 5,
t _{PZL} ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.8		
t _{PZH}			2.5 ± 0.2	1.0	5.1		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	5, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t _{PLZ} , t _{PHZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.6		Ī
			2.5 ± 0.2	1.0	4.0		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.2	ns	0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.4		Figures 5, 7, 8
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 7)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75	115	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = +25^{\circ}C$	Units
Cymbol		Conditions	(V)	Typical	OiillS
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	T didiliotoi	Schalashs	Typical	
C _{IN}	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6.0	pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF

AC Loading and Waveforms (V_{CC} 3.3V \pm 0.3V to 1.8V \pm 0.15V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL} , t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$; $1.8V \pm 0.15V$
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V

AC Loading and Waveforms (V $_{CC}$ 1.5V \pm 0.1V)



t_{PLH}, t_{PHL}
t_{PZH}, t_{PHZ}

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC} x 2 at $V_{CC} = 1.5 \pm 0.1V$
t_{PZH} , t_{PHZ}	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output Enable and Disable Times for Low Voltage Logic




FIGURE 8. 3-STATE Output Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}	
CyDOI	1.5V ± 0.1V	
V_{mi}	V _{CC} /2	
V _{mo}	V _{CC} /2	
V _X	V _{OL} + 0.1V	
V_{Y}	V _{OH} – 0.1V	

Series Resistors in Outputs Physical Dimensions inches (millimeters) unless otherwise noted 0.40 TYP 6.10±0.10 4.60 9.20 8.10 -B-0.2 C B A ALL LEAD TIPS PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION 0.1 C SEE DETAIL A 0.90+0.15 ALL | FAD TIPS -C-0.09-0.20 0.10±0.05 0 17-0 27 Ф 0.13 M A B C S 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE NOTES: 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTD48RevB1 DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com